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Abstract—This paper presents new approach to signal modu-
lation for high efficiency polar transmitter. The new modulator
is derived by analyzing complex to polar transforming equa-
tions. Once spectral behavior of an envelope and phase signals
are known, new architecture offering lower complexity in an
analog domain and more flexibility for reconfiguration than a
conventional modulator is derived. Concept of the modulator is
verified in the course of step-by step simulations with a 5MHz
BW input signal at a carrier frequency fC = 2:14GHz. Also,
a drain efficiency of a Class E PA driven by the modulator is
discussed, and optimal solution for sampling rate is proposed.
I. INTRODUCTION
Switchmode power amplifiers (SMPA) for radio frequencies
have become an intensively researched area. The potential of
100% power efficiency makes this group of PA competitive
to the existing classes. The switching operation at radio
frequencies, however, raises two major implementation issues,
namely power dissipation due to high speed of switching
power transistors in a PA stage, and a demand for fast digital
signal processors capable of converting the RF signal into a
binary RF signal.
Fig.1(A) presents a scheme of a Class - S PA. The complex
RF signal xRF (t) is encoded by the fast band-pass 
(BP) modulator. The binary signal then drives the highly
efficient switch mode power amplifier. One of the major draw-
backs of this method of converting RF signal to a binary pulse
stream is the large amount of quantization noise introduced by
the BP modulator. Moreover, the power in the output bit
stream is constant and independent of input’s signal amplitude.






where 2IN denotes the in-band power of a complex signal,
i.e. the power recovered after band-pass filtering, and 2P is
the total power of the output pulse stream. Due to the large
amount of quantization noise at the binary output of BP,
the modulator must operate at high oversampling ratio (OSR)
values. For a direct conversion method, the coding efficiency
of WCDMA signal is less than 10% [1].
The envelope elimination and restoration (EER) [2] tech-
nique can be alternatively used to drive RF SMPA. This
Figure 1. (A) Class S power amplifier (B) Digitized polar power amplifier
method splits the signal into a phase  (t) and an envelope
a (t) components, with an envelope signal encoded by a low-
pass  (LP) modulator - Fig.1(B). After mixing the
digitized envelope and phase signals, the average power in
the output bit stream is proportional to the average ampli-
tude of the envelope. Hence, when the power of the input
signal decreases, the magnitude of the output power decreases
proportionally. While the power of the encoded signals re-
main the same, the quantization noise introduced by a polar
modulator can be several times lower than in the case of
BP modulator of a class S PA. This relaxes the sampling
speed requirements for , and the task of output band-pass
filtering.
The polar modulation technique is more complicated than
the direct one used in class S PA. The envelope and phase
signals need to be extracted from the complex signal first.
Processing these signals is challenging due to the spectral
regrowth of phase and envelope signals [3]. In the end, an
accurate correction between phase-envelope delay needs to be
provided.
In the remainder of this paper an operation of complex to
polar conversion is analyzed in Section II, providing basis for
the design of a polar modulator. In Section III, a modulator
with reduced analog signal processing and extended digital
signal processing operations is proposed. Section IV presents
the performance of the modulator and the entire power ampli-
fier system with a Class E PA. Concluding remarks are given
in Section V.
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Figure 2. Spectral regrowth of envelope and phase signals
II. COMPLEX TO POLAR CONVERSION
In a polar transmitter, the complex signal can be expressed
as a function of envelope and phase signals,
xRF (t) = I (t) cos (!t) +Q (t) sin (!t) = a (t) (t)
where
 (t) = I 0 (t) cos (!t) +Q0 (t) sin (!t)
(2)
It is not always clearly pointed out that the conversion of
an ideally band limited baseband signals, denoted here as I (t)
and Q (t), to envelope a (t) and phase  (t) in the course of
performing (3) [4] cause spectral regrowth of the latter. This
effect can be observed in Fig.2. The j (f)j, jA (f)j are plotted
with the original complex signal jXRF (f)j for comparison.
The frequency has been normalized to the bandwidth of
XRF (f) and, in case of j (f)j and jXRF (f)j, carrier offset
fC has been added.
a (t) =
p
I2 (t) +Q2 (t); I 0 (t) =
I (t)
a (t)




Often the error signal introduced by envelope digitizing by
 or PWM is highlighted as a major concern. Yet, processing
both phase and envelope should be accounted for.
Once (3) applied, the envelope signal A (f), whose spec-
trum spreads over wider frequency range than that of the
XRF (f) is obtained. Usually a  modulator with OSR
relative to complex signal in a range of 16, 32 [5] to 260 [6] is
used for envelope digitization. The sampling speed of  in
an envelope path often plays dominant role in the final SNR
performance of a power amplifier, since this is the element
that often introduces the largest amount of noise in the system.
A second order LP modulator having a sampling rate of
214MHz to 856MHz (OSR=21 to 86) has been considered
in this paper for digitizing an envelope signal of 5MHz BW
complex RF input signal XRF . This sampling rate assumption
takes into account the power amplifier’s capacity for amplify-
ing a wide-band spectrum of an input signal.
In a practical case, part of I’ and Q’ (3) spectrum is limited
in a polar modulator due to a finite sampling speed of a digital
signal processor, digital to analog converters, and limited
passband of a quadrature mixer – Fig.4(A). This effect of band
limiting can be modelled by a band pass filter (BPF) applied to
an ideal phase signal (f), having its center frequency equal
to carrier fC , and cut off frequencies fcoff1 and fcoff2. The
Figure 3. Effect of band limiting of a phase signal
passband of a BPF is defined by BWfilter = fcoff2 fcoff1.
This band limited phase signal 0 (f), can be expressed by a
sum of an ideal phase signal (f) and a phase error e (f)
representing the removed spectral elements (4)
0 (f) =  (f) + e (f) (4)
Hence the resulting complex signal given by (2), can be
now rewritten in a frequency domain as,
X 0RF (f) = A (f) ? [ (f) + e (f)] (5)
The phase error e (f) has maxima at the BPF cut off
frequencies fcoff1, fcoff2. After convolving 0 (f) with the
envelope signal A (f) (5), the resulting spectrum of X 0RF (f)
will consists of an ideal band limited complex signal A (f) ?
(f) plus an error A (f) ?e (f), having its peaks at fcoff1,
fcoff2 - Fig.3.
III. PROPOSED MODULATOR ARCHITECTURE
In a conventional modulation scheme [4], [5], [7] shown in
Fig.4(A), a digital signal processor (DSP) performs the I/Q to
polar conversion, using CORDIC algorithm. Next, the obtained
envelope signal is fed into a LP modulator, whose output
consists of an envelope and quantization noise denoted as
qA (t). The obtained digitized envelope a (t)+qA (t), I’ (t) and
Q’ (t) signals exit the DSP. Phase signal  (t) is obtained by
performing an analog quadrature modulation (QM) on I’ (t)
and Q’ (t). After mixing the obtained phase signal  (t) with
an envelope signal a (t)+qA (t), the complex envelope output
xRF (t) is created.
The new modulator scheme shown in Fig.4(B) reduces the
analog signal processing size in a phase path by moving the
quadrature modulation to a digital domain, and by replacing
digital to analog converters by digital pair of LP modu-
lators followed by a single, analog BPF.
The principle of operation is as follows: the I’, Q’ signals
are fed into pair of fast, LP modulators, where they are
converted to binary waveforms. Next outputs from  mod-
ulators undergo quadrature modulation in the digital domain
according to (6)
QM [nT ] = (I 0 [nT ] + q1 [nT ]) cos [2 (fQM=4)nT ] +
+ (Q0 [nT ] + q2 [nT ]) sin [2 (fQM=4)nT ]
(6)
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Figure 4. Signal modulator for polar transmitter, (A) Conventional, (B)
Proposed
Where q1; q2 denote quantization noise introduced by 
modulators. The output sampling rate of digital quadrature
modulator is twice as fast as sampling rate of LP, with
the phase signal being centered at fQM=4. The block diagram
of the digital signal processor is presented in Fig.5.
Often in a practical case, fQM=4 < fC , hence the QM
signal needs to be upconverted and mixed with high frequency
waveform. Two possible cases can be considered for the
choice of sampling rates in the modulator. They are associated
with the utilization of the lower or upper image created
by the mixing stage, as shown in Fig.6. Using the lower
image is attractive since the signal has strength higher by
approximately 4.4dB than that of the upper image. Hence less
gain will be required between the modulator’s output and a
PA in order to drive the transistor into saturation. Yet, it will
also require faster sampling rate from the high speed output
buffer (HSOB), denoted here as fHSOB . The output buffer’s
sampling rate can be determined from (7), depending whether
lower - at f1 or upper, at f2 image is utilized,
fHSOB1 = 2fC + f 
fHSOB2 = 2fC   f  (7)
where f  denotes sampling rate of LP modulators
in a phase path. E.g. for fC = 2:14GHz and f  =
Figure 5. DSP operation in the proposed modulator
Figure 6. Output spectrum HSOB produced by digital quadrature modulator
followed by mixer
856MHz , the corresponding sampling rates are fHSOB1 =
5:136Gb=s, fHSOB2 = 3:424Gb=s. With no additional mixer
the bit rate of HSOB would have to reach fHSOB = 4fC =
8:56Gb=s, which can be difficult to achieve.
It can be read from Fig.3, that a phase bandwidth at least
greater than the complex’s signal X (f) bandwidth needs
to be provided. In practice, due to the spectral regrowth, 4
or 8 times wider passband for a phase should be ensured.
This can be achieved with a  modulator, operating at
an appropriate sampling rate. The simulation result in Fig.7
shows that a first-order  modulator with OSR = 21
(BW = 5MHz; f  = 214MHz) can be sufficient
to ensure 20MHz (4BW ) passband for a phase signal. To
validate this concept, Fig.8 shows the simulated result of a
complete modulator system composed of a second-order 
modulator at 856MHz sampling rate for an envelope signal,
and a first order  modulator in a phase path sampled at a
rates of 214MHz; 428MHz and 856MHz. The analog BPF
in a phase path has a center frequency at fC = 2:14GHz and
a passband of 20MHz; 35MHz and 45MHz respectively.
The system utilizes upper image, hence the output sampling
rate in a phase path of 3:424Gb=s is assumed.
IV. SYSTEM PERFORMANCE
After providing compensation for the delay of  (t) due to
band pass filtering in a phase path, the output from the mixer
is amplified and fed into a class E PA input shown in Fig.9(A).
For the PA simulation, the best performing phase signal with
f  = 856MHz has been chosen. The transistor model
in the PA is composed of an input impedance ZIN , drain-
to source capacitance CDS , saturation resistance RON , and
ROFF for simulating the current that flows through the device
during its off state. The values for the transistor parameters
are close to those given for GaN NPTB00004. The purpose
Figure 7. Phase signal encoded by first order  with different sampling
rates
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Figure 8. Modulator’s frequency response to fC = 2:14GHz, 5MHz BW
complex signal. The sampling rate of an envelope  is 856MHz, Three
different sampling rates of  in phase path has been simulated.
of the PA simulation here is not to find exact figures for
the output performance and power efficiency, but rather to
establish approximate behavior of a PA driven by the proposed
modulator.
Fig.9(B) shows simulated S11 parameter for a 50
 drive
source, matched to the input impedance of the transistor. Due
to selectivity of the matching network, it is expected that the
transistor will be driven most efficiently when a sampling
rate of an envelope  is rather low, narrowing the input
frequency range. In the case of the performance, the faster
sampling rate of an envelope  is required. However, when
a real device is used, at some sampling frequency point the
degradation of performance due to frequency selectivity of
a matching network arises. Simulated results for ACLR and
drain efficiency are given in Fig.10. The best ACLR/efficiency
performance has been achieved for an envelope f A of
342:4MHz, with 31 (dBm) of a total output power, and 26.3
(dBm) of the inband power. EVM of 3.5% and 2.1% were
obtained for f A = 214MHz and f A = 428MHz
respectively with 4-QAM input. These results were very close
for the conventional and proposed modulators cases without
PA. Simulation with a two tone input produced third order
IMD 40dB below the carrier. No spectrum mask has been
applied here due to insufficient sampling rate of the envelope
 modulator. A 50dB dynamic range is achievable with
Figure 9. Class E power amplifier, (A) scheme, (B) impedance matching
simulation of 50
 drive source with transistors input impedance (S11)
Figure 10. ACLR and PA efficiency vs. sampling rate of an envelope 
5MHz BW input when f A > 856MHz-Fig8. In order
to use such high sampling rate with the PA, a broadband
impedance matching network in Fig.9 is needed.
V. CONCLUSION
In this paper aspects of spectral regrowth of phase and
envelope signals in polar transmitter have been raised and
analyzed. A dependency of performance from a sampling
speed in a modulator has been derived, which creates a basis
for a design of a modulator for polar transmitter. A modulator
system with reduced complexity in an analog part has been
designed, by replacing digital to analog converters and a
quadrature mixer by an equivalent DSP operation followed
by single analog BPF. This new architecture offers more
flexibility for reconfiguration of the system, since most of
a signal processing is being made in by DSP. The proposed
modulator has been simulated with a class E PA with various
sampling rates, yielding an optimal solution for a modulator
for polar transmitter.
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